


The way to securely design a low-power SoC demonstrated on Silicon

Dolphin Integration



TSMC 2016
Open Innovation Platform®
Ecosystem Forum


ABSTRACT

Designing right-on-first-pass an ultra low-power SoC made of multiple power domains, while meeting noise propagation and mode transition performance constraints, is a major challenge for any SoC integrator but is mandatory to reach its market on time for any Fabless.

This presentation will first review some of the often not understood and overlooked difficulties to be overcome for the design of an ultra low-power SoC. It will then present a breakthrough methodology for the rigorous construction of a SoC taking into account low-power starting from the architecture definition and all along the design flow. Such a breakthrough methodology enables to safely minimize power consumption and silicon area by avoiding oversized power regulation networks while taking BoM cost constraints into account.


Proven on silicon through a demochip in TSMC 55 nm uLP with dynamical tests involving multiple Silicon IPs representative of expected interactions, this methodology gives full confidence to Silicon IP users that designing an ultra-low power SoC is safely tractable.

Identified and validated in the frame of the demochip, new deliverables, enabling users of Silicon IPs to succeed confidently and cost-effectively their design of low-power SoCs, will be presented. The correlation of the demochip measurements with simulation results will illustrate the robustness of the methodology and highlight the added value to standard low-power flows using low-power TSMC technologies.




**The way to securely design
a low-power SoC
demonstrated on Silicon**

TSMC OIP 2016 – SAN JOSE



Not just a supplier of Technology, but provider of the Dolphin Integration **know-how!**




OVERVIEW

- IoT SoC context
- Ultra low-power SoC design challenges
- Methodology for rigorous construction of a SoC
- Fabric IP to make the hard easy
- Additional verifications for hot spots
- Point product EDA solution
- Proven on silicon through a demochip
- Silicon correlation with Taishan illustrates robustness and added-value in 55 nm uLPeF
- Conclusion

www.dolphin-integration.com

1




IoT SoC CONTEXT

- IoT and wearable devices are battery powered
 - ✎ Battery life-time depends on the power consumption of the device
 - ❖ Low power consumption is required to increase battery life
- Need for efficient sleeping
 - ✎ Battery powered devices sleeping 99 % and active 1 %
- Need for efficient idling to reduce power and heating
 - ✎ Wall plug powered household devices waiting for user input
 - ✎ Wall plug powered network devices waiting for network traffic


www.dolphin-integration.com

2




WHY IS LOW-POWER A CHALLENGE?

**Multi-dimension performance trade-off
for a targeted speed**



Trade-off



www.dolphin-integration.com

3

LOW-POWER DESIGN CHOICES

- Partitioning a SoC into power domains is an effective technique to reduce both dynamic and leakage power

Process selection

Clock gating

Global power gating

UPF/CPF
preferable

Coarse grain power gating

UPF/CPF
required

Dynamic voltage and
frequency stepping

UPF/CPF
required

Minimizing power consumption
while maintaining:


- Small silicon area
- Low BoM cost
- Fast Time-to-Market

www.dolphin-integration.com

4

NEW CHALLENGES WITH POWER DOMAINS


- Budgeting power consumption at architectural level and refining down-to silicon
 - Efficiency of the SoC from a power consumption point-of-view (\neq regulator efficiency)
 - Risk of noise propagation vs. optimizing the number of regulators
- Describing **power intent** all along the design flow (UPF/CPF)
 - Power hierarchy (UPF) vs. functional hierarchy (RTL)
- Controlling power islands, their regulators and clock generators
 - Risk of incoherent startup state (default startup state)
- Mastering **in-rush current** when turning on power islands
 - Pairing vs. in-rush current
- Handling the **always-on** domain
 - Always supplied vs. always active
- Implementing **scan mode** vs. voltage regulators, clock generators...
- ...



www.dolphin-integration.com

5


METHODOLOGY FOR CONSTRUCTION OF A SoC



www.dolphin-integration.com




6





SoC FUNCTIONAL BLOCKS (1/6)



www.dolphin-integration.com

7






DOLPHIN INTEGRATION WHY ARE ADDITIONAL VERIFICATIONS REQUIRED?

- The industry is still in a handcrafted approach dominated by integration guidelines, margins and spreadsheets for integrating analog IPs in a SoC
 - Reaching limits of manageable complexity, error prone, longer design cycles, ...
- System exploration is required to design competitive architectures for innovative products
 - Applying metrics with Figures-of-Merit (FoM)
- Power consumption is not power noise
 - Optimizing one may make the other worse!
- Need to check the pairing between regulators and their loads
 - Improving reliability
 - Securing the analog IPs performances
 - Optimizing SoC power efficiency with the best density


DOLPHIN INTEGRATION Always-on domain HOT SPOTS



• RAR - Retention Alternating Regulator, combining regulators optimized for retention mode • TRC - Transition Ramp Cell: control of the start-up of power sequence

DOLPHIN INTEGRATION BUDGET EARLY & CHECK REGULARLY

- A budget-based approach
 - Secure integration of analog IPs
 - Optimize the area and the power at system level
 - Track design performance up to tape-out
- Early decisions at architectural level
 - Assess design trade-offs at an early stage
 - Save time, area and power thanks to a library of generic behavioral models and a methodology to check the hot spots
- Secure integration
 - Refine the same behavioral models all along the design flow
- Template/profile based methodology
 - Avoid the need to model the functionality of analog or RF loads



PowerVision™ EDA solution for
Mode Transition Checks (MTC)
&
Noise Propagation Checks (NPC)

DOLPHIN INTEGRATION NEW DELIVERABLES

- Unique specifications to check whether performances of regulators are preserved

DOLPHIN INTEGRATION PROVEN ON SILICON THROUGH A DEMOCHIP

Qualification per foundry procedure

Testchip

Silicon IP component

Silicon IP component

Silicon IP component

Test Structures

Silicon Measurement Report

Dynamic interplay in the context of a SoC

Demochip

Silicon IP component

Silicon IP component

Silicon IP component

Overall SoC architecture proven by dynamic tests involving multiple components

VS

- TaiShan demochip for low-power SoC at TSMC 55 nm uLP eFlash
- Characterizing the power mode switching performances when individual components are triggered-on and turned-off
- Assessing the low-power SoC integration flow upgrades to succeed design and implementation

www.dolphin-integration.com 20

DOLPHIN INTEGRATION TAI SHAN DEMOCHIP 12 MM² TSMC 55 NM eFLASH

www.dolphin-integration.com 21

DOLPHIN INTEGRATION SILICON CORRELATION OF WAKE-UP

- Wake-up a system from a sleep mode (extinction or retention) to an active mode without transition impact

www.dolphin-integration.com 22

DOLPHIN INTEGRATION SILICON CORRELATION OF IN-RUSH CURRENT

- Tune the in-rush current of power island keeping power integrity
- Voltage drop according to different TRC settings

www.dolphin-integration.com 23

8 The way to securely design a low-power SoC demonstrated on Silicon
Dolphin Integration

